The Good, the Bad, and the Hungry Sale
 
 

Recently Viewed clear list


The Powell's Playlist | June 18, 2014

Daniel H. Wilson: IMG The Powell’s Playlist: Daniel H. Wilson



Like many writers, I'm constantly haunting coffee shops with a laptop out and my headphones on. I listen to a lot of music while I write, and songs... Continue »

spacer
Qualifying orders ship free.
$50.00
Used Hardcover
Ships in 1 to 3 days
Add to Wishlist
Qty Store Section
1 Beaverton Computer Architecture- General

More copies of this ISBN

Self-Checking and Fault-Tolerant Digital Design

by

Self-Checking and Fault-Tolerant Digital Design Cover

 

Synopses & Reviews

Publisher Comments:

With VLSI chip transistors getting smaller and smaller, today's digital systems are more complex than ever before. This increased complexity leads to more cross-talk, noise, and other sources of transient errors during normal operation. Traditional off-line testing strategies cannot guarantee detection of these transient faults. And with critical applications relying on faster, more powerful chips, fault-tolerant, self-checking mechanisms must be built in to assure reliable operation.

Self-Checking and Fault-Tolerant Digital Design deals extensively with self-checking design techniques and is the only book that emphasizes major techniques for hardware fault tolerance. Graduate students in VLSI design courses as well as practicing designers will appreciate this balanced treatment of the concepts and theory underlying fault tolerance along with the practical techniques used to create fault-tolerant systems.

* Introduces reliability theory and the importance of maintainability

* Presents coding and the construction of several error detecting and correcting codes

* Discusses in depth, the available techniques for fail-safe design of combinational circuits

* Details checker design techniques for detecting erroneous bits and encoding output of self-checking circuits

* Demonstrates how to design self-checking sequential circuits, including a technique for fail-safe state machine design

Synopsis:

ce of maintainability

  • Presents coding and the construction of several error detecting and correcting codes

  • Discusses in depth, the available techniques for fail-safe design of combinational circuits

  • Details checker design techniques for detecting erroneous bits and encoding output of self-checking circuits

  • Demonstrates how to design self-checking sequential circuits, including a technique for fail-safe state machine design

  • Synopsis:

    Chip designers are packing more and more transistors on a chip, increasing not only chip power and performance, but also the potential for errors at the signal level. As a result, a whole set of fault tolerance techniques have been developed for designing circuits so that they detect and either mask or recover from faults which result from these errors. Self-checking circuits are an important part of creating a fault tolerant system.<P>Written by a leading researcher in self-checking circuit design, this book examines all the major techniques for hardware fault tolerance and presents the most comprehensive coverage available on techniques for implementing self-checking circuits, providing a uniquely valuable reference for today's practicing designers.

    About the Author

    The author is currently a Professor in the Department of Electrical Engineering at North Carolina A&T State University. He is the author of more than 75 papers, and three books published by Prentice Hall. His research interests include design for testability, self-checking logic design, automatic logic synthesis of low power logic circuits, andCPLD/FPGA based system design. He received a M.S. from King's College, London, and a Ph.D. from the City University of London.

    North Carolina Agricultural and Technical State University

    Table of Contents

    Chapter 1 - Fundamentals of Reliability

    Chapter 2 - Error Detecting and Correcting Codes

    Chapter 3 - Self-Checking Combinational Logic Design

    Chapter 4 - Self-Checking Checkers

    Chapter 5 - Self-Checking Sequential Circuit Design

    Chapter 6 - Fault-Tolerant Design

    Appendix

    Markov Models

    Product Details

    ISBN:
    9780124343702
    Author:
    Lala, Parag K.
    Publisher:
    Morgan Kaufmann Publishers
    Author:
    Lala, Parag K.
    Location:
    San Francisco
    Subject:
    Engineering - Electrical & Electronic
    Subject:
    Computer Architecture
    Subject:
    Logic Design
    Subject:
    Electronic digital computers
    Subject:
    Artificial Intelligence
    Subject:
    Electronics - Circuits - VLSI
    Subject:
    Sequential machine theory
    Subject:
    Fault-tolerant computing
    Subject:
    Artificial Intelligence - General
    Subject:
    Electricity
    Subject:
    Intelligence (AI) & Semantics
    Subject:
    Electricity-General Electronics
    Copyright:
    Edition Description:
    Includes bibliographical references and index.
    Series:
    The Morgan Kaufmann Series in Computer Architecture and Design
    Series Volume:
    no. 37
    Publication Date:
    20000731
    Binding:
    HARDCOVER
    Language:
    English
    Illustrations:
    Yes
    Pages:
    400
    Dimensions:
    9.25 x 7.375 in

    Related Subjects

    Computers and Internet » Artificial Intelligence » General
    Computers and Internet » Computer Architecture » General
    Computers and Internet » Computers Reference » General
    Engineering » Communications » Telephony
    Health and Self-Help » Health and Medicine » Medical Specialties
    Science and Mathematics » Electricity » General Electricity
    Science and Mathematics » Electricity » General Electronics
    Science and Mathematics » Environmental Studies » Environment

    Self-Checking and Fault-Tolerant Digital Design Used Hardcover
    0 stars - 0 reviews
    $50.00 In Stock
    Product details 400 pages Morgan Kaufmann Publishers - English 9780124343702 Reviews:
    "Synopsis" by , ce of maintainability

  • Presents coding and the construction of several error detecting and correcting codes

  • Discusses in depth, the available techniques for fail-safe design of combinational circuits

  • Details checker design techniques for detecting erroneous bits and encoding output of self-checking circuits

  • Demonstrates how to design self-checking sequential circuits, including a technique for fail-safe state machine design

  • "Synopsis" by , Chip designers are packing more and more transistors on a chip, increasing not only chip power and performance, but also the potential for errors at the signal level. As a result, a whole set of fault tolerance techniques have been developed for designing circuits so that they detect and either mask or recover from faults which result from these errors. Self-checking circuits are an important part of creating a fault tolerant system.<P>Written by a leading researcher in self-checking circuit design, this book examines all the major techniques for hardware fault tolerance and presents the most comprehensive coverage available on techniques for implementing self-checking circuits, providing a uniquely valuable reference for today's practicing designers.

    spacer
    spacer
    • back to top
    Follow us on...




    Powell's City of Books is an independent bookstore in Portland, Oregon, that fills a whole city block with more than a million new, used, and out of print books. Shop those shelves — plus literally millions more books, DVDs, and gifts — here at Powells.com.