Poetry Madness
 
 

Recently Viewed clear list


Original Essays | April 11, 2014

Paul Laudiero: IMG Shit Rough Draft



I was sitting in a British and Irish romantic drama class my last semester in college when the idea for Shit Rough Drafts hit me. I was working... Continue »
  1. $9.07 Sale Trade Paper add to wish list

spacer
Qualifying orders ship free.
$80.95
New Trade Paper
Ships in 1 to 3 days
Add to Wishlist
available for shipping or prepaid pickup only
Available for In-store Pickup
in 7 to 12 days
Qty Store Section
25 Remote Warehouse Computer Architecture- General

ASIC and FPGA Verification: A Guide to Component Modeling

by

ASIC and FPGA Verification: A Guide to Component Modeling Cover

 

Synopses & Reviews

Publisher Comments:

Today it is still very difficult to verify board or larger system designs through simulation or any other technique. This important book addresses the largest ingredient needed to make simulation possible—the availability of integrated circuit component models. Addressed inside is how to use VITAL extensions and other conventions with VHDL to develop interoperable, reusable models. Only by adopting the standards and practices described in this book can the industry benefit and make system simulation feasible.

—Randy Harr, Sevni Technology

This book provides not only an excellent reference for those who write component models for board level verification, but also a much needed introduction to SDF and VITAL for timing simulation.

—Hardy Pottinger, University of Missouri-Rolla

Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today’s digital designs.

ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.

Features

*Provides numerous models and a clearly defined methodology for performing board-level simulation.

*Covers the details of modeling for verification of both logic and timing.

*First book to collect and teach techniques for using VHDL to model "off-the-shelf" or "IP" digital components for use in FPGA and board-level design verification.

Synopsis:

Provides numerous models and a clearly defined methodology for performing board-level simulation.

*Covers the details of modeling for verification of both logic and timing.

*First book to collect and teach techniques for using VHDL to model "off-the-shelf" or "IP" digital components for use in FPGA and board-level design verification.

Synopsis:

A valuable resource for anyone who needs to simulate digital designs not contained in a single chip.

Table of Contents

1.Introduction to Board-Level Verification; 2.Tour of a simple model; 3.VHDL packages for component models; 4.Introduction to SDF; 5.Anatomy of a VITAL Model; 6.Modeling Delays; 7.VITAL truth tables; 8.Modeling timing constraints; 9.Modeling registered devices; 10.Conditional delays and timing constraints; 11.Negative timing constraints; 12.Timing Files and Backannotation; 13.Adding Timing to Your RTL Code; 14.Modeling Memories; 15.Considerations for Component Modeling; 16.Modeling Component Centric Features; 17.Testbenches for Component Models

Product Details

ISBN:
9780125105811
Author:
Munden, Richard
Publisher:
Morgan Kaufmann Publishers
Subject:
Electronics - Digital
Subject:
Electronics - Microelectronics
Subject:
Application specific integrated circuits
Subject:
Computer Architecture - General
Subject:
Computer Architecture
Subject:
Systems Architecture - General
Edition Description:
Hardcover
Series:
Morgan Kaufmann Series in Systems on Silicon
Publication Date:
20041031
Binding:
TRADE PAPER
Language:
English
Illustrations:
Y
Pages:
336
Dimensions:
9.25 x 7.5 in

Related Subjects

Computers and Internet » Computer Architecture » General
Health and Self-Help » Psychology » General
Science and Mathematics » Biology » Zoology » Ornithology
Science and Mathematics » Electricity » General Electronics

ASIC and FPGA Verification: A Guide to Component Modeling New Trade Paper
0 stars - 0 reviews
$80.95 In Stock
Product details 336 pages Morgan Kaufmann Publishers - English 9780125105811 Reviews:
"Synopsis" by , Provides numerous models and a clearly defined methodology for performing board-level simulation.

*Covers the details of modeling for verification of both logic and timing.

*First book to collect and teach techniques for using VHDL to model "off-the-shelf" or "IP" digital components for use in FPGA and board-level design verification.

"Synopsis" by , A valuable resource for anyone who needs to simulate digital designs not contained in a single chip.
spacer
spacer
  • back to top
Follow us on...




Powell's City of Books is an independent bookstore in Portland, Oregon, that fills a whole city block with more than a million new, used, and out of print books. Shop those shelves — plus literally millions more books, DVDs, and gifts — here at Powells.com.