Synopses & Reviews
The Microarchitecture of Pipelined and Superscalar Computers provides an authoritative treatment of the implementation (i.e. microarchitecture) of computer architectures. The subject matter covered is the collection of techniques that are used to achieve the highest performance in single-processor machines; these techniques center the exploitation of low-level parallelism (temporal and spatial) in the processing of machine instructions. The book gives a coherent picture of caches, pipelines and their control, and branch prediction. It is the first such publication to treat these topics together.
The Microarchitecture of Pipelined and Superscalar Computers covers the fundamentals of the subject by outlining the general principles and ideas. These are then demonstrated by selected case studies taken from practical machines.
The Microarchitecture of Pipelined and Superscalar Computers has been specifically developed as a textbook for advanced undergraduate or graduate level instruction. It also makes an invaluable reference for microprocessor design engineers and those seeking to pursue research in the area.
Synopsis
The Microarchitecture of Pipelined and Superscalar Computers provides an authoritative treatment of the implementation (i.e. microarchitecture) of computer architectures. The subject matter covered is the collection of techniques that are used to achieve the highest performance in single-processor machines; these techniques center the exploitation of low-level parallelism (temporal and spatial) in the processing of machine instructions. The book gives a coherent picture of caches, pipelines and their control, and branch prediction. It is the first such publication to treat these topics together. The Microarchitecture of Pipelined and Superscalar Computers covers the fundamentals of the subject by outlining the general principles and ideas. These are then demonstrated by selected case studies taken from practical machines. The Microarchitecture of Pipelined and Superscalar Computers has been specifically developed as a textbook for advanced undergraduate or graduate level instruction. It also makes an invaluable reference for microprocessor design engineers and those seeking to pursue research in the area.
Synopsis
This book is intended to serve as a textbook for a second course in the im- plementation (Le. microarchitecture) of computer architectures. The subject matter covered is the collection of techniques that are used to achieve the highest performance in single-processor machines; these techniques center the exploitation of low-level parallelism (temporal and spatial) in the processing of machine instructions. The target audience consists students in the final year of an undergraduate program or in the first year of a postgraduate program in computer science, computer engineering, or electrical engineering; professional computer designers will also also find the book useful as an introduction to the topics covered. Typically, the author has used the material presented here as the basis of a full-semester undergraduate course or a half-semester post- graduate course, with the other half of the latter devoted to multiple-processor machines. The background assumed of the reader is a good first course in computer architecture and implementation - to the level in, say, Computer Organization and Design, by D. Patterson and H. Hennessy - and familiarity with digital-logic design. The book consists of eight chapters: The first chapter is an introduction to all of the main ideas that the following chapters cover in detail: the topics covered are the main forms of pipelining used in high-performance uniprocessors, a taxonomy of the space of pipelined processors, and performance issues. It is also intended that this chapter should be readable as a brief "stand-alone" survey.
Table of Contents
Preface. Acknowledgments.
1. Fundamentals of Pipelining.
2. Timing and Control of Pipelines.
3. High-Performance Memory Systems.
4. Control Flow: Branching and Control Hazards.
5. Data Flow: Detecting and Resolving Data Hazards.
6. Vector Pipelines.
7. Interrupts and Branch Mispredictions. Bibliography. Index.